Europäisches Patentamt

European Patent Office

Office europeen des brevets



EP 0 920 071 A2 (11)

#### **EUROPEAN PATENT APPLICATION** (12)

- (43) Date of publication: 02.06.1999 Bulletin 1999/22
- (21) Application number: 98122179.9
- (22) Date of filing: 26.11.1998
- (84) Designated Contracting States: \*\* AT BEICH CY DE DKIES FIFR GBIGRIE IT LILU MC NE PT SE Designated Extension States: AL LT LV MK RO'SI gyddiad y cyflyddiad a glyddig a glyddig a gyllyddiol
- (30) Priority: 26.11.1997 US 978764
- (71) Applicant: TRW Inc. Redondo Beach, California 90278 (US)

an apply to great ground the sta-

(72) Inventors: . . . - Hung, Hinglol A. Arcadia, CA 91007 (US)

- (51) Int. Cl.<sup>6</sup>; H01P 5/107
  - Duprey, Randy J. Manhattan Beach, CA 90266 (US) Villeages, Raquel T.
  - Redondo Beach, CA 90278 (US)
- (74) Representative: Schmidt, Steffen J., Dipl.-ing. et al Wuesthoff & Wuesthoff, Patent- und Rechtsanwälte; ... Schweigerstrasse 2 81541 München (DE) ...

## Millimeter-wave LTCC package (54)


(57) A waveguide to microstrip transition (124) formed in a multi-layer substrate (208) is disclosed. The waveguide to microstrip transition (124) may be incorporated into a hermetically sealed package including a metal base (202), a multi-layer circuit (208), a metal ring (206), and a metal cover (204). The multi-layer circuit (208) has at least a first dielectric layer (230), a second dielectric layer (222), and a first conductive layer (218) disposed between the bottom side of the first dielectric layer (230) and the top side of the second dielectric layer (222). The multi-layer circuit (208) includes a waveguide (234). Air electromagnetically reflective material (236) coats the walls of the waveguide (234) to allow signals to propagate by reflection through the

waveguide (234) toward the first dielectric layer (230). Plated through vias (126) are located in at least the first dielectric layer (230). The plated through vias (126) are arranged to form an approximate outline around the land region on the first dielectric layer (230). The plated through vias (126) form a waveguide extension to the wavegulde (234) that guides signals through the first dielectric layer. A microstrip (112) is located on the top side of the first dielectric layer (230). The microstrip (112) connects to an E-plane probe (113) located over the waveguide (234) and inside the waveguide exten-

Control of the Contro

and the section of th

and the second of the second of the second of the second



Printed by Xercx (UK) Business Services
2 16 7/3 6

#### Description

## BACKGROUND OF THE INVENTION

[0001] The present invention relates to an apparatus for coupling a signal traveling in a waveguide onto a microstrip. More specifically, the invention relates to the construction of a waveguide to microstrip transition as a directly fabricated and hermetically sealed packaging structure, which may also connect the microstrip to integrated circuits operating at millimeter-wave or microwave frequencies.

[0002] Both waveguides and microstrips are devices that transport electromagnetic energy (hereafter "signals") from point to point. A waveguide is generally is implemented as a conduit with an inner electromagnetically reflecting surface. Signals introduced into the interior of the waveguide propagate along the interior of the waveguide by reflecting back and forth between the walls of the waveguide. Waveguides are generally circu-20 lar or rectangular in cross-section and provide for low loss transmission of the signals.

[0003] Waveguides have a critical wavelength for passage of signals within, related to the waveguide geometry. Signals with wavelengths greater than the critical wavelength are unable to propagate in the waveguide. Thus, the structure of the waveguide intrinsically serves to filter out undesired signals. It is often necessary, for example in satellite applications, to process the signal with integrated circuitry. However, a complication involved in constructing waveguides connected to integrated circuitry is that the waveguide structure tends to be large in relation to the integrated circuitry. Thus, in the past, waveguides required additional fabrication steps, incurred additional cost, and suffered from lower reliability when used in conjunction with integrated circuitry, including microstrips.

[0004] A microstrip is a thin conducting strip placed on top of a dielectric material. The dielectric material, in turn, is supported by a conducting plate, typically grounded. A microstrip can be fabricated directly in an integrated circuit process by depositing a thin conducting strip on the surface of the substrate. An entire set of integrated circuit electronics, including a microstrip, often occupies far less geometric volume than the corresponding wavegulde structure. Microstrips are suitable for use as a high bandwidth, miniaturized, cost effective signal transmission line. Because of these advantages, microstrip lines are used in a great number of commercial microwave and millimeter wave applications.

[0005] Many commercial and military satellite systems, for example, use microstrips coupled to waveguides in different portions of the system. For example, a satellite antenna may guide an uplink beam through a waveguide, then to a downconverter connected to a microstrip for processing. Thus, a key factor in the operation of commercial and military satellite sys-

tems is a waveguide to microstrip transition which provides low loss signal coupling between the microstrip and the waveguide.

[0006] One patent related to coupling signals between waveguides and microstrips is U.S. Pat. No. 4,453,142 to Earl R. Murphy entitled Microstrip to Waveguide Transition. Murphy discloses a microstrip to waveguide transition for use in the millimeter-wave frequency range. Murphy's waveguide consists of a solid metal rectangular waveguide that is attached to a substrate. A tab of the substrate carrying the microstrip extends into the waveguide.

[0007] The solid metal waveguide used in Murphy is rigidly connected to the base, for example by bolting. A wall of the waveguide is pierced to provide an opening for the microstrip. The base, waveguide, and microstrip are assembled to provide a waveguide to microstrip transition. Because the microstrip extends through a metallic wall of the waveguide, the microstrip is necked to help minimize shunt capacitance between the microstrip and the waveguide. Murphy, however, does not address the difficulties associated with forming a waveguide to microstrip transition in a single, easy to manufacture integrated circuit package.

Other prior waveguide to microstrip designs use microstrip, stripline, and coaxial Interfaces to construct input/output ports to the migrostrip. While these interfaces serve to provide low loss transmission of the internal signal to the external connections over a wide range of frequencies, acceptable performance of these interfaces requires complicated and time consuming circuit tuning unsuitable for large volume manufacturing. Furthermore, previous approaches employing multilayer Low Temperature Co-fired Ceramic (LTCC) substrates for monolithic millimater-wave integrated circuit (MMIC) packaging applications have been limited by the input/output frequency (microwave) interface. The conventional interface uses microstrip and stripline structures to launch microwave onto the substrate. The conventional interface yields poor electrical performance at millimeter-wave frequencies because of parasitic inductance and capacitance and other high frequency effects, thereby limiting usefulness to frequencies below 40 GHz.

[0009] A need remains for an improved transition structure from waveguide to microstrip on multi-layer substrate which overcomes the disadvantages discussed above and previously experienced.

Carry Carlot (A

# BRIEF SUMMARY OF THE INVENTION

[0010] Therefore, it is an object of the present invention to provide a waveguide to microstrip transition integrated with a multi-layer LTCC substrate package.
[0011] It is another object of the present invention to provide a waveguide to microstrip transition in an integrated circuit package which can be easily fabricated.
[0012] It is a further object of the present invention to

50

provide a wavegulde to microstrip transition which can be inexpensively fabricated.

[0013] Another object of the present invention is to provide complete support for the microstrip in a waveguide to microstrip transition so that operating or 5 insertion stresses do not cause malfunctions.

[0014] Another object of the present invention is to provide a waveguide to microstrip transition that is hermetically sealed so that when the transition is integrated in a millimeter wave package where the integrated circuits reside, particulate matter does not interact unlavorably with the integrated circuits.

[0015] Another object of the present invention is to provide a waveguide to microstrip transition that is effective at millimeter-wave and microwave frequencies.

[0016] The waveguide to microstrip transition of the present invention includes a multi-layer substrate. The multi-layer substrate has a first dielectric layer, a second dielectric: layer, and a first conductive layer disposed between the bottom side of the first dielectric layer and the top side of the second dielectric layer. The first conductive layer is selectively patterned such that conductive material is removed underneath the microstrip on the first dielectric layer.

[0017] The multi-layer substrate includes a waveguide formed by removing material from the second dielectric layer and selectively patterning the first conductive layer. The removed material forms walls defining the waveguide. The waveguide may be extended through third, fourth, fifth, or additional dielectric and conductive layers. An electromagnetically reflective material coats the walls of the waveguide to allow signals to propagate by reflection through the waveguide toward the first dielectric layer. Optionally, the reflective material may be omitted and the waveguide formed by a series of plated via holes through the multi-layer substrate.

[0018] A conductive coating is placed on the top side of the first dielectric layer, but the conductive coating need not cover the entire first dielectric layer. Rather, the conductive coating is selectively patterned to form an opening (an absence of conductive coating) and a conductive probe over the waveguide on the first dielectric layer. The conductive coating may also be patterned to provide regions for placement of integrated circuit signal processing devices and to provide conductive areas connecting to a metal ring frame to form side walls of a complete package as well as a waveguide cavity.

[0019] Metallic plated through vias (or vias filled completely with metal) are located in at least the first dielectric layer. The plated through vias are arranged to form an approximate outline around the land region on the first dielectric layer. The plated through vias form part of the waveguide structure that guides signals through the first dielectric layer.

[0020] A microstrip is located on the top side of the first dielectric layer. The top metal of the microstrip partially extends into the land region and is therefore located over the waveguide and inside the via outline.

Signals travel through the waveguide, through the first dielectric layer (guided by the vias), and onto the microstrip.

[0021] The waveguide to microstrip transition and associated multi-layer packaging of the present invention are suitable for use with microwave and millimeter-wave frequencies (approximately 20-100 GHz) with very low insertion loss. The multi-layer packaging offers routing of DC and microwave/millimeter-wave signals through the layers inside the package thereby minimizing the size of the package. As a result, applications (for example, phased-array antennas operating with millimeter-waves) which require large numbers of DC and RF control signal paths can readily make use of the low cost, high performance multi-layer package and associated waveguide to microstrip transition provided by the present invention.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Salar Sa

[0022]

Figure 1 is a schematic top view of a multi-layer integrated circuit package with a waveguide to microstrip transition.

Figure 2 is a schematic side view, taken along line A-A', of the multi-layer integrated circuit package shown in Figure 1...

Figure 3 is a schematic side view, taken along line B-B', of the multi-layer integrated circuit package shown in Figure 1...

Figure 4 shows an exploded view of the components that may be used to form a complete hermet-

ically sealed package with waveguide to microstrip.

transitions....

, . .

But the contract of the contract of the [0023] Turning now to Figure 1, a view of a multi-layer integrated circuit package 100 is shown displaying the top side 102 of one dielectric layer in the package 100. The top side 102 is coated in a conductive coating 104; for example, a precious metal. The conductive coating . 104 is selectively patterned to form a land region 106 on. . the top layer of the package 100. As used in this specification, the term "land region" indicates an area devoid of conductive coating. A second land region 108 and additional land regions (not shown) may also be formed. by selective patterning to provide regions in which a millimeter-wave monolithic integrated circuit 110 (MMIC). or other signal processing circuit may be placed. For example, the MMIC 110 may provide the functionality of an amplifier, attenuator, switch, or filter. [0024] A microstrip 112 is formed on the top side 102. The microstrip 112 connects the land region 106 and the second land region 108. A bonding wire or ribbon 114 may be used to attach the microstrip to input/output pads of the MMIC 110. In addition, the geometry of the microstrip 112 near the MMIC may be altered by an

Impedance matching shape 116 in order to match the impedance of the microstrip 112 to the impedance of MMIC through the bonding wire 114. Additional bonding wires 118 may connect input/output ports of the MMIC 110 to a second impedance matching shape 120 on another microstrip 122 for connection to additional processing circuits (not shown). DC bias (or other signals) may then be connected from the vias 128 to the MMIC 110 by bond wires 130. The package 100 further includes an integrated waveguide to microstrip transition 124 (hereafter "transition 124"). As will be explained in more detail below, vias 126 are placed around the transition 124 to form an extension to a waveguide structure. Note also that a probe 113 (a.T-shaped probe, or in general, an E-plane probe) may extend from the microstrip 112 into the transition 124 to help couple signals onto the microstrip 112. The probe 113 may be formed as a metal shape in the transition 124 under which there is no ground plane.

[0025] One aspect of the package 100 is Illustrated in Figure 2. Figure 2 shows a side view, taken along line A-A', of the multi-layer integrated circuit package 100 shown in Figure 1. Still referring to Figure 2, the package 100 includes a metal base 202, a metal cover 204, a ring frame 206, and a multi-layer integrated circuit 208 (hereafter "circuit 208").

[0026] The circuit 208 includes conductive layers 210-220 (which may be filled; for example, with conductive metal) separated by dielectric layers 222-230. Note that any conductive layer may be selectively patterned to provide DC blas and signal routing, in a preferred embodiment, the circuit 208 is formed from dielectric layers created from Low Temperature Co-fired Ceramic (LTCC). Vias 232 are introduced into the circuit 208 to provide signal routing (including millimeter-wave signal, DC power, ground, and data) between the conductive layers 210-220 of the circuit 208. The package 100 also includes a waveguide structure which will be explained in more detail below with reference to Figure 3 (which illustrates a side view of the transition 124 taken along line B-B' of Figure 1). Contract to the second

[0027] . In Figure 3, the waveguide structure 234 may be created directly as part of the circuit 208 fabrication process. The circuit 208 thereby remains hermetically sealed, and easy to manufacture. The waveguide structure 234 may be created, for example, by punching out the dielectric layers 222-226 and screen patterning the conductive layers 210-216 at appropriate locations, cofiring the dielectric layers 222-226, and then depositing a electromagnetically reflective coating: 236 over the surface of the punched out region to provide signal reflection in the waveguide structure 234. The waveguide structure 234 continues through an opening 238 in the metal base 202 to reception or transmission structure, for example, a feedhorn (not shown). In an alternate embodiment, a series of plated vies extends through the dielectric layers 222-226 surrounding the wavegulde structure 234, in addition to or as a substitute for the reflective coating 236 on the inside of the waveguide structure 234.

[0028] At least one dielectric layer of the dielectric layers 222-230 remains in the path of the waveguide and provides support for the microstrip 112. Signals move along the waveguide 234 and may, for example, pass through the dielectric layers 228-280. The signal does not move through the dielectric layers 228-230 in an unconstrained fashion, however. Rather, the vias 126 form a waveguide extension to the waveguide structure 234. To this end, the vias 126 are plated through with metal, and in a preferred embodiment, the vias 126 are completely filled with metal, contact the metal ring 206, and are connected to ground. As a result, signals pass through the waveguide 234, dielectric layers 228-230, and into the transition 124. In one embodiment of the present invention, the vias range in diameter from .010" to .018". [0029] The transition 124 couples the signal onto the microstrip 112. The signal that passes through the waveguide 234 and dielectric layers 228-230 is reflected by the metal ring 206 which is capped by the metal cover 204. The metal cover 204 thereby acts as a back short for the waveguide structure 234. As a result, the signal is confined in the transition 124 and is cou-[0030] Still with reference to Figure 3, the microstrip 112 is shown in place on the top side 102 of the dielectric layer 230 and is fully supported by the dielectric layer 230. Portions of the conductive layer 218, however, are removed above the waveguide structure 234, below the microstrip 1.12 and below the microstrip 122. The conductive layer 216 may form the ground plane for the microstrips 112 and 122. Thus, signals may travel up the waveguide structure 234, through the dielectric layers 228 and 230, and into the transition 124. The number of dielectric layers, may be adjusted depending on the frequency of operation. The metal cover 204 and the metal ring 206 force the signal to be contained inside the transition 124. Because the microstrip 112 extends into the transition 124 and is exposed to the signal in the transition 124, the signal couples onto the microstrip 112 and may be processed by MMIC 110. [0031] The MMIC 110 (and other processing circuitry in general), typically generates heat while operating. Therefore, a heat sink may be provided in the circuit 208 to protect the MMIC 110. A heat sink may be used, for example, to draw heat away from the MMIC 110 and thereby prevent the MMIC 110 from malfunctioning. One structure that may be used to implement a heat sink is a via structure 304 located underneath the MMIC 110. The via structure 304 uses a densely packed area of plated through or metal filled vies to create an area with a high concentration of metal. Because metal typically provides a high thermal conductivity path, the via structure 304 serves to draw heat away from the MMIC 110 to areas of the oircult 208 that effectively dissipate

heat, for example, the metal base 202.

[0032] The metal base 202, circuit 208, and metal ring 206 are shown in Figure 4 constituting parts of a circuit module 402. The circuit 208 is placed between the metal base 202 and the metal ring 206. A metal cover (not shown) is connected to the top of the metal ring 206, for example by laser welding, to form one embodiment of a complete circuit module 402, including the backshort for the waveguide cavities. In one embodiment of the circuit module 402, the metal base 202 is formed from copper-tungsten, and the metal ring 206 is formed as a brazed metal ring that has a coefficient of thermal expansion compatible with the LTCC circuit 208. The metal base 202, circuit 208, metal ring 206, and metal cover 204 preferably form a hermetically sealed package. DC biasing to MMIC 110 can come through the holes 404 in the metal base 202, through vias 232 in the circuit 208, and, for example, to the patterned conductive layer 220. DC bias (or other signals) may then be connected from the vias 128 to the MMIC 110 by bond wires 130. Alternatively, the DC bias can also be connected to external supplies through any of the patterned conductive layers 210-220 from side of the package 208.

[0033] While particular elements, embodiments and applications of the present invention have been shown and described, it will be understood, of course, that the invention is not limited thereto since modifications may be made by those skilled in the art, particularly in light of the foregoing instruction. It is therefore contemplated by the appended claims to cover such modifications and incorporate those features which come within the spirit and scope of the invention.

#### Claims

1. A waveguide to microstrip transition comprising:

tively patterned to form a waveguide;

region; and

a multi-layer substrate comprising: first dielectric layer having a top side and a bottom side; a second dielectric layer having a top side and a bottom side; and a first conductive layer disposed between said bottom side of said first dielectric layer and said top side of said second dielectric layer; said second dielectric layer; said second dielectric layer having material removed and said first conductive layer selec-

a conductive coating on said top side of said first dielectric layer, said conductive coating selectively patterned to form a land region located over said waveguide; a waveguide extension located in at least said first dielectric layer; an E-plane probe located in said land

a microstrip-located on said top side of

said first dielectric layer, said microstrip connected to said E-plane probe.

The waveguide to microstrip transition of claim 1, wherein said waveguide extension or boundary comprises a plurality of plated through vias; and/or

said waveguide further comprising at:least one additional dielectric layer and at least one additional conductive layer, and wherein said waveguide continues through said at least one additional dielectric layer and said at least one additional conductive layer.

 The waveguide to microstrip transition of claim 2, wherein said plurality of plated through vias approximates an outline around said land region; and/or

wherein said plurality of plated through vias approximates an outline around said walls defining said waveguide; and/or

wherein said plurality of plated through vias are filled with metal; and/or

wherein said plurality of plated through vias are connected to a ground reference; and/or. wherein said first dielectric layer and said second dielectric layer comprise low temperature co-fired ceramics.

4. A circuit module comprising:

30

95

40

45

a multi-layer substrate comprising:

a first dielectric layer having a top side and a bottom side;
a second dielectric layer having a top side and

Control of the State of the Control

a bottom side; and a first conductive layer disposed between said bottom side of said first dielectric layer and said

top side of said second dielectric layer, said second dielectric layer having material removed and said first conductive layer selective patterned to form a waveguide;

a conductive coating on said top side of said first dielectric layer, said conductive coating selectively patterned to form a land region located over said waveguide;

a waveguide extension located in said first dielectric layer:

an E-plane probe located in said land region; a microstrip located on said top side of said first dielectric layer, said microstrip connected to said E-plane probe; and

a metal base supporting sald multi-layer substrate, said metal base having material removed to form a waveguide opening below said walls defining said waveguide;

a metal ring supported by said multi-layer substrate, said metal ring having material removed to form a transition region around said microstrip; and a metal cover on top of said metal ring.

 The circuit module of claim 4, wherein said metal base, said metal ring, said metal cover, and said 5 multi-layer substrate comprise a hermetically sealed package; and/or

wherein said metal base comprises a copper-tungsten alloy; and/or

wherein said metal ring is connected to 10 ground; and/or

wherein said waveguide extension comprises a plurality of plated through vias; and/or

said circuit module further comprising at least one one additional dielectric layer and at least one additional conductive layer, and wherein said waveguide continues through said at least one additional dielectric layer and said at least one additional conductive layer.

The drouit module of claim 5, wherein said plurality of plated through vias approximates an outline around said land region and preferably

further comprising at least one processing circuit connected to said microstrip; and/or wherein said at least one processing circuit comprises a MMIC.

 The circuit module of claim 4, further comprising a heat sink located in proximity to said at least one processing circuit.

> and preferably wherein said heat sink comprising a plurality of plated through vias located underneath said processing circuit.

- The circuit module of claim 4, wherein said waveguide boundary comprises a plurality of plated 40 through vias.
- The circuit module of claim 8, wherein said plurality of plated through vias preferably approximates an outline around said walls 45 defining said waveguide.


50

55


6

NSDOCID: «EP\_\_\_\_\_0920071A2\_1;>

BNS page 6




7



8

8NSDOCID: <EP\_\_\_\_0920071AZ\_1\_>

BNS page 8



9